Lecture Details This section discusses the particular limitations and constraints of many-core hardware, and which computational patterns are desirable or undesirable, from the architectural point of view. Among the main obstacles to performance, discussion includes conflicts in critical resources leading to serialization, load imbalance, and memory bandwidth bottlenecks.
Learn moreHas discount |
|
||
---|---|---|---|
Expiry period | Lifetime | ||
Made in | English | ||
Last updated at | Mon Jul 2022 | ||
Level |
|
||
Total lectures | 6 | ||
Total quizzes | 0 | ||
Total duration | 05:35:14 Hours | ||
Total enrolment | 0 | ||
Number of reviews | 0 | ||
Avg rating |
|
||
Short description | Lecture Details This section discusses the particular limitations and constraints of many-core hardware, and which computational patterns are desirable or undesirable, from the architectural point of view. Among the main obstacles to performance, discussion includes conflicts in critical resources leading to serialization, load imbalance, and memory bandwidth bottlenecks. | ||
Outcomes |
|
||
Requirements |
|